Hi,

Does anybody advise how to create a efficient vhdl 2 dimensional array table? For example for the below vhdl code:-

library ieee;
use ieee.std_logic_1164.all;

entity NewLUT is
port
(
clk : in std_logic;